AUDIO SURROUND DECODER CIRCUIT DIAGRAM

AUDIO SURROUND DECODER CIRCUIT DIAGRAM

The output of IC2D will power regulated delay unit of audio to the rear loudspeakers. This would lead to the creation of proper sense of spacing in accordance to the size of the room. This will incorporate op-amp sound delay signal IC5 MN3004 which has 512 stages. Since IC4 MN3101 is a clocking signal, it provides timing to IC5 as it functions as an oscillator in the circuit. Variable capacitor C17 regulates the delay time in the circuit. The presence of filters in the circuit is for the purpose of preventing noise that will be produced during the process. These filters can be regulated to cut the frequencies above 8 KHz and under 100 Hz, to be able to drive the rear speaker. The rear loudspeaker is small in size because its input is encoded with a bandwidth of 100 Hz up to 8 KHz. The filters are built around the IC6A/B which is also an output buffer. A potentiometer is placed in every output to aid in the adjustment and regulation of loudspeakers and amplifiers. The supplied power in the circuit is 15 V and every output can drive a single power amplifier.

Other Circuit